
Radhai Mahavidyalaya Aurangabad College of Computer science

& management science


Approved by Govt. of Maharashtra & Affilate to Dr. Babasaheb Ambedkar university Aurangabad. Recognized Under Section 2(f) & 12 (B) of the U.G.C Act. An ISO 9001-2015 Certified institution



	DIGITAL ELE	CTI	RONICS LAB
	DO'S		DON' TS
1.	Be regular to the lab.	1.	Do not exceed the voltage Rating.
2.	Follow proper Dress Code.	2.	Do not inter change the IC's while
3.	Maintain Silence.		doing the experiment.
4.	Know the theory behind the experiment before coming to the lab.	3.	Avoid loose connections and short circuits.
5.	Identify the different leads or terminals or pins of the IC before making connection.	4.	Do not throw the connecting wires to floor.
6.	Know the Biasing Voltage required for different families of IC's and connect the	5.	Do not come late to the lab.
	power supply voltage and ground terminals to the respective pins of the IC's.	6.	Do not operate µp/IC trainer kits unnecessarily.
7.	Know the Current and Voltage rating of the IC's before using them in the experiment.	7.	Do not panic if you don't get theoutput.
8.	Avoid unnecessary talking while doing the experiment.		
9.	Handle the IC Trainer Kit properly.		
10.	Mount the IC Properly on the IC Zif Socket.		IALATA 🔛
11.	Handle the microprocessor kitproperly.		+ · ·
12.	While doing the Interfacing, connect proper voltages to the interfacing kit.		
13.	Keep the Table clean.		
14.	Take a signature of the In charge before taking the kit/components.		000
15.	After the completion of the experiments switch off the power supply and return the apparatus.		
16.	Arrange the chairs/stools and equipment properly before leaving thelab.		

CONTENTS

<u>Exp</u>	periment No	<u>Page. No</u>	
1. 2. 3. 4. 5. 6. 7. 8. 9.	Verification of Gates Half/Full Adder/Subtractor Parallel Adder/Subtractor Excess-3 to BCD & Vice Versa Binary-Grey & Grey-Binary Converter MUX/DEMUX MUX/DEMUX using only NAND Gates Comparators Encoder/Decoder	2 6 10 12 16	20
10. 11. 12. 13. 14. 15. 16. 17.	Flip-Flops Counters Shift Registers Johnson/Ring Counters Sequence Generator Multivibrators Static RAM Question Bank	36 38 44 48 50 52 56 57	K



VERIFICATION OF GATES

Aim: - To study and verify the truth table of logic gates


<u> Apparatus Required: -</u>

All the basic gates mention in the fig.


Procedure: -

- **1.** Place the IC on IC Trainer Kit.
- 2. Connect V_{CC} and ground to respective pins of IC Trainer Kit.
- 3. Connect the inputs to the input switches provided in the IC Trainer Kit.
- 4. Connect the outputs to the switches of O/P LEDs,
- 5. Apply various combinations of inputs according to the truth table and observe condition of LEDs.
- 6. Disconnect output from the LEDs and note down the corresponding multimeter voltage readings for various combinations of inputs.

A DECEMBER OF STREET, S








Conclusion:-

Signature of the staff

Digital Electronics Lab



```
Date: /_/___
```

HALF/FULL ADDER & HALF/FULL SUBTRACTOR

<u>Aim</u>: - To realize half/full adder and half/full subtractor.

i. Using X-OR and basic gates

ii. Using only nand gates.

<u> Apparatus Required: -</u>

IC 7486, IC 7432, IC 74 08, IC 7400, etc.


<u> Procedure: -</u>


1. Verify the gates.

2. Make the connections as per the circuit diagram.

- **3.** Switch on V_{CC} and apply various combinations of input according to the truth table.
- 4. Note down the output readings fo r half/full adder and half/full subtractor sum/difference and the carry/borrow bit for different combinations of inputs.

1. Table 1. P.






<u>Conclusion: -</u>

Signature of the staff in charge


[Type text]




<u>Truth Table: -</u>

A3	A2	A1	A0	B3	B2	B1	B0	C4 (V)	S3(V)	S2(V)	S1(V)	S0(V)
0	0	0	1	0	0	1	0	0	0	0	1	1
0	1	0	1	1	0	1	1	1	1	0	0	0
1	0	1	0	1	0	1	0	1	0	1	0	0
1	1	1	1	1	1	1	1	1	1	1	1	0
0	1	1	1	0	0	1	1	0	1	0	1	0

Subtractor:-



	1	0	1	0	0	1	1	0	1	0	1	0	0
	1	0	0	0	1	1	1	1	0	1	0	0	1
<u>Co</u>		ion:				, ,					Si	gnature	of the staff



Date:	/	/	
-------	---	---	--

BCD to Excess 3 AND Excess 3 to BCD

<u>Aim: -</u> To verify BCD to excess -3 code conversion using NAND gates. To study and verify the truth table of excess-3 to BCD code converter

<u> Apparatus Required: -</u>


IC 7400, IC 7404, etc.

Procedure: - (BCD Excess 3 and Vice Versa)

- 1. Make the connections as shown in the fig.
- 2. **Pin** [14] of all IC'S are connected to +5V and pin [7] to the ground.
- **3.** The inputs are applied at E3, E2, E1, and E0 and the corresponding
- outputs at B3, B2, B1, and B0 ar e taken for excess 3 to BCD.
- 4. B3, B2, B1, and B0 are the inputs and the corresponding outputs are E3, E2, E1 and E0 for BCD to excess 3.


a faire a


- 5. Repeat the same procedure for other combinations of inputs.
- 6. Truth table is written.



Truth Table For Code Conversion: -

	Inp	outs					
E3	E2	E1	E0	B3 (v)	B2 (v)	B1 (v)	B0(v)
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	0	0	1	1
0	1	1	1	0	1	0	0
1	0	0	0	0	1	0	1
1	0	0	1	0	1	1	0
1	0	1	0	0	1	1	1
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	1





Date: __/_/___

BINARY TO GRAY AND GRAY TO BINARY CONVERSION

<u>Aim</u>: - To convert given binary numbers to gray codes.

<u> Apparatus Required: -</u>


IC 7486, etc

Procedure: -

- 1. The circuit connections are made as shown in fig.
- 2. Pin (14) is connected to +Vcc and Pin (7) to ground.
- 3. In the case of binary to gray conversion, the inputs B0, B1, B2 and B3 are given at respective pins and outputs G0, G1, G2, G3 are taken for all the 16 combinations of the input.
- 4. In the case of gray to binary conversion, the inputs G0, G1, G2 and G3 are given at respective pins and outputs B0, B1, B2, and B3 are taken for all the 16 combinations of inputs.

A STORE DOLLARS


5. The values of the outputs are tabulated.



Truth Table For Both: -

		Inputs			Out				
	B3	B2	B1	B0	G3 (V)	G2 (V)	G1 (V)	G0 (V)	
	0	0	0	0	0	0	0	0	
	0	0	0	1	0	0	0	1	
	0	0	1	0	0	0	1	1	
	0	0	1	1	0	0	1	0	
	0	1	0	0	0	1	1	0	
- C-	0	1	0	1	0	1	1	1	- A - A - A - A - A - A - A - A - A - A
- 1 ³ -	0	1	1	0	0	1	0	1	÷.
1.14	0	1	1	1	0	1	0	0	÷.,
1.0	1	0	0	0	1	1	0	0	- -
· • •	1	0	0	1	1	1	0	1	
1.0	1	0	1	0	1	1	1	1	
1.1	1	0	1	1	1	1	1	0	1.1
×.	1	1	0	0	1	0	1	0	
×.	1	1	0	1	1	0	1	1	
-	1	1	1	0	1	0	0	1	1.0
	1	1	1	1	1	0	0	0	
						- *			
<u>Conclusion: -</u>									
			1	50	10.0	100	1 A A		
						•••••	Signatur	e of the o	staff in charge
							Signatul	e or the s	starr in charge





Date: __/_/____

MUX/DEMUX USING 74153 & 74139


<u>Aim</u>: - To verify the truth table of multiplexer using 74153 & to verify a demultiplexer using 74139. To study the arithmetic circuits half-adder half Subtractor, full adder and full Subtractor using multiplexer.

<u>Apparatus Required: -</u>

IC 7<mark>4153,</mark> IC 74139, IC 7404, etc.


<u>Procedure: - (IC 74153)</u>

- **1.** The Pin [16] is connected to + Vcc.
- **2.** Pin [8] is connected to ground.
- 3. The inputs are applied either to 'A' input or 'B' input.
- 4. If MUX 'A' has to be initialized, Ea is made low and if MUX 'B' has to be initialized, E_b is made low.
- Based on the selection lines one of the inputs will be selected at the output and thus the truth table is verified.
- 6. In case of half adder using MUX, sum and carry is obtained by applying a constant inputs at I_{0a}, I_{1a}, I_{2a}, I_{3a} and I_{0b}, I_{1b}, I_{2b} and I_{3b} and the corresponding values of select lines are changed as per table and the output is taken at Z0a as sum and Z0b as carry.
- 7. In this case, the channels A and B are kept at constant inputs according to the table and the inputs A and B are varied. Making Ea and Eb zero and the output is taken at Za, and Zb.
- 8. In full adder using MUX, the input is applied at Cn-1, An and Bn. According to the table corresponding outputs are taken at Cn and Dn.




Truth Tables: - Same for both Subtractor and adder


					Full Adder/subtractro								
				An	Bn	Cn-1	Sn/Dn (V)	Cn/Bn (V)					
	На	lf adder/sub	otractor	0	0	0							
Α	В	Sn/Dn (V)	Cn/Bn (V)	0	0	1							
0	0			0	1	0							
0	1			0	1	1							
1	0			1	0	0							
1	1			1	0	1							
				1	1	0							
				1	1	1							




Procedure: - (IC 74139)

- 1. The inputs are applied to either 'a' input or 'b' input
- 2. The demux is activated by making Ea low and Eb low.
- 3. The truth table is verified.







DATE: __/_/____

MUX AND DEMUX USING NAND GATES

AIM: - To verify the truth table of MUX and DEMUX using NAND.

<u>APPARATUS REQUIRED: -</u>

IC 7400, IC 7410, IC 7420, etc.

PROCEDURE: -

1. Connections are made as shown in the Circuit diagram.

2. Change the values of the inputs as per the truth table and note down


the outputs readings using multimeter.

TRUTH TABLES: -


	INPUT OUP							INPUT			OUPUT				
Α	В	10	I1	I2	I 3	Y (V)		Ē	Α	В	Y0 (V)	Y1 (V)	Y2 ()	Y3 (V)	
0	0	0	X	x	X	0		1	X	X	1	1	1	1	
0	0	1	X	х	Х	1		0	0	0	0	1	1	1	
0	1	X	0	X	X	0		0	0	1	1	0	1	1	
0	1	X	1	X	X	1		0	1	0	1	1	0	1	
1	0	X	X	0	X	0		0	1	1	1	1	1	0	
1	0	Χ	X	1	X	1					_				
1	1	X	X	X	0	0					ъđ				
1	1	X	X	X	1	1		E	i.						


Conclusion:-






COMPARATORS	
<u>Aim</u> : - To verify the truth t able of one bit and two bit comparators	using logic
gates.	
<u>Apparatus Required: -</u> IC 7486, IC 7404, IC 7408, et c.	
 Procedure: - 1. Verify the gates. 2. Make the connections as per the circuit diagram. 3. Switch on Vcc. 4. Applying i/p and Check for the outputs. 5. The voltameter readings of outputs are taken and tabulated column. 6. The o/p are verified. 	in tabular









DATE: / /

Experiment No:

ENCODER & DECODER

<u>AIM:-</u>To convert a given octal input to the binary output and to study the LED display using 7447 7-segment decoder/ driver.

APPARATUS REQUIRED: -

IC 74148, IC 7447, 7-segment displa y, etc.

PROCEDURE: - (Encoder)

- 1. Connections are made as per circuit diagram.
- 2. The octal inputs are given at the corresponding pins.
- 3. The outputs are verified at the corresponding output pins.

PROCEDURE: - (Decoder)

- 1. Connections are made as per the circuit diagram.
- 2. Connect the pins of IC 7447 to the respec tive pins of the LED display board.

AHAVIDYALAYA


3. Give different combinations of the in puts and observe the decimal numbers displayed on the board.

RESULT: -

The given octal numbers are converted into binary numbers.


The given data is displayed using &-segment LED decoder.


TABULAR COLUMN:-



2


ě





Γ


Experimen			Date:/_/								
FLIP-FLOP											
<u>Aim:-</u> Truth table verification of Flip-Flops : (i) JK Master Slave (ii) D- Type (iii) T- Type.											
<u>Apparatus Required: -</u> IC 7410, IC 7400, etc.											
<u>Procedure: -</u> 1. Connections are made as per circuit diagram. 2. The truth table is verified for various combinations of inputs.											
<u>Truth Table:- (Master Slave JK Flip-Flop)</u>											
	Preset	Clear	J K	C	lock	Qn+	1	Qn+:	1		
- 67	0	1	XX	K	X	1		0		Set	
	1	0	XX	K	X	0		1		Reset	
	1	1	0 ()	л	Qr	ı	Qn	No	Change	· • •
1.1	1	1	0 1		л	0		1		Reset	100
1.1	1	1	1 ()	л	1		0		Set	1.0
- 24	1	1	1 1		л	Qr	- 1	Qn		Toggle	1. T
D Flip-Flop				r	D	Clock	k Qn+1		Qn+1	1.50	
	1 mar	Preset	1		0	л		0	1		
	1 1			1	 		1	0	-		
										-	
<u>T Flip-Flop</u>									-		
		Preset				Clock	Qn		$\frac{Qn+1}{\overline{Qn}}$	_	
		1	1		0		-)n	Qn Or	_	
		1	1		1	л		Qn	Qn		
Exercise:- • Writ	e the tin	ning diag	gram	s foi	r all	the ab	ove	Flip-]	Flops		
						•••	••••	Signa	ture	of the staf	f in charge





9 0 0 1										
Experiment No: Date:/_/										
<u>COUNTERS</u>										
<u>Aim:-</u> Realization of 3-bit counters as a se quential circuit and Mod-N counter design (7476, 7490, 74192, 74193).										
<u>Apparatus Required: -</u>										
IC 7408, IC 7476, IC 7 490, IC 74192, IC 74193, IC 7400, IC 7416, IC 7432 etc.										
<u>Procedure: -</u> 1. Connections are made as per circuit diagram.										
2. Clock pulses are applied one by on e at the clock I/P and the O/P is observed at QA, QB & QC for IC 7476.										
3. Truth table is verified.										
Procedure (IC 741 92, IC 74193):-										
1. Connections are made as per the circuit diagram except the connection										
from output of NAND gate to the load input.										
2. The data (0011) = 3 is made available at the da ta i/ps A, B, C & D										
respectively.										
3. The load pin made low so that the data 0011 appe ars at QD, QC, QB & QA respectively.										
4. Now connect the output of the NAND gate to the load input.										
5. Clock pulses are applied to "count up" pin and the truth table is verified.										
6. Now apply (1100) = 12 for 12 to 5 count er and remaining is same as for 3										
to 8 counter.										

7. The pin diagram of IC 7419 2 is same as that of 74193. 74192 can be configured to count between 0 and 9 in either direction. The starting value can be any number between 0 and 9.


<u>Circuit Diagram: - 3-Bit Asynchronous Down Counter</u>










Circuit Diagram (IC 74193) To Count from 3 to 8:-







Date: / / **Experiment No:** SHIFT REGISTERS Realization of 3-bit counters as a sequential circuit and Mod-N counter Aim:design (7476, 7490, 74192, 74193). Apparatus Required: -IC 7495, etc. Procedure: -Serial In Parallel Out:-1. Connections are made as per circuit diagram. 2. Apply the data at serial i/p 3. Apply one clock pulse at clock 1 (Right Shift) observe this data at QA. 4. Apply the next data at serial i/p. 5. Apply one clock pulse at clock 2, observe that the data on OA will shift to QB and the new data applied will appear at QA. 6. Repeat steps 2 and 3 till all the 4 bits data are entered on e by one into the shift register. 4 YIDYALAYA Serial In Serial Out: 1. Connections are made as per circuit diagram. 2. Load the shift register with 4 bits of data one by one serially. 3. At the end of 4th clock pulse the first data 'd0' appears at QD. 4. Apply another clock pulse; the second data 'd1' appears at QD. 5. Apply another clock pulse; the third data appears at QD. 6. Application of next clock pulse will enable the 4th data 'd3' to appear at QD. Thus the data applied serially at the input comes out serially at QD PISO:-



Parallel In Parallel Out:-

- 1. Connections are made as per circuit diagram.
- 2. Apply the 4 bit data at A, B, C and D.
- 3. Apply one clock pulse at Clock 2 (Note: Mode control M=1).
- 4. The 4 bit data at A, B, C and D appears at QA, QB, QC and QD respectively.

Parallel In Serial Out:-


- 1. Connections are made as per circuit diagram.
- 2. Apply the desired 4 bit data at A, B, C and D.
- 3. Keeping the mode control M=1 apply one clock pulse. The data applied at A, B, C and D will appear at QA, QB, QC and QD respectively.
- 4. Now mode control M=0. Apply clock pulses one by one and observe the data coming out serially at QD.

<u>Left Shift:-</u>


- **1.** Connections are made as per circuit diagram.
- 2. Apply the first data at D and apply on e clock pulse. This data appears at QD.
- 3. Now the second data is made available at D and one clock pulse applied. The data appears at QD to QC and the new data appears at QD.
- 4. Step 3 is repeated until all the 4 bits are entered one by one.
- 5. At the end 4th clock pulse the 4 bits are available at QA, QB, QC and QD.


<u>Conclusion:-</u>

Signature of the staff in charge





Date: __/_/___ **Experiment No:** JOHNSON COUNTERS / RING COUNTER Aim:-Design and testing of Ring counter/ Johnson counter. Apparatus Required: -IC 7495, IC 7404, etc. Procedure: -1. Connections are made as per the circuit diagram. 2. Apply the data 1000 at A, B, C and D respectively. 3. Keeping the mode M = 1, apply one clock pulse. 4. Now the mode M is made 0 and clock pulses are applied one by one and the truth table is verified. 5. Above procedure is repeated for Johnson counter also. a fai a fa






Signature of the staff in charge







Design:-




- 1. Connections are made as per circuit diagram
- **2.** Switch on the 5V power supply
 - 3. Observe the waveforms at pin 3 on CRO, measure Ton, Toff, T and its amplitude.

a faire fair

4. Also observe capacitor voltage on CRO.

Conclusion:-





Experiment No:

Date: / /

STATIC RAM

Aim: - To conduct an experiment to store a set of data in a RAM using IC 2114

starting from location ------ to location----- and retrieve the same data.

Apparatus Required: -

IC 2114, etc.

Procedure: -

- 1. circuits connections are made to the appropriate pins of IC 2114
- 2. First you have to write the data and then read the data, for writing data make WE to low and CS input to low
- 3. for a 4-bit data select any address input from A0 to A9. for ex, select A3 to
- A0 and connect the data inputs / outputs i.e., I/O4 I/O1
- 4. write a 4-bit data of your choice in each of the re quired address inputs or

memory locations

- 5. by doing the above steps 2, 3 and 4 the data will be stored in the memory location 6. for reading data
- - a. make WE to high and CS input to low
 - disconnect the data inputs I/O4 I/O1 from input lines and connect b. them to output lines to read the data
 - c. and then give the addr ess inputs of the data you have stored and observe the outputs through I/O4 – I/O1.

Conclusion:-

Signature of the staff in charge